


1. Application

This product specification describes the performance indicators of super capacitor DPTC Series

2. Part Number System



2.1 Product Type

Code	CEE
Product Type	EDLC

2.2 Capacitance code

Code	104	105	106	107
Capacitance (F)	0.1	1.0	10	100

2.3 Rated voltage code

Code	0T	0S
Voltage (WV)	2.7	3.0

2.4 Capacitance tolerance

Code	M	N	D	B
Tolerance Range	±20%	±30%	0%~+80%	-10%~+30%

2.5 Environmental requirements

Code	R	H
Environmental requirements	ROHS Requirements	ROHS Requirements and Halogen Free

2.6 Products Series Code

Code	TC
Series	UPTC

2.7 Diameter

Code	C	D	E	F	G	I	K	L
Diameter	4	5	6.3	8	10	12.5	16	18

2.8 Case length

(1) When the code is number, it represent the actual height.(e.g. The code 07 indicates that the height is 7mm; The code 10 indicates that the height is 10mm)

(2) When the code is number + alphabet, please check the following the table:

Code	1A	1B	1C	1D	2A	3A
Case Length(mm)	11.5	12.5	13.5	14.5	21.5	31.5

2.9 Packaging

Code	RR	R2	T2	TB	T3	T5
Packaging	Bulk	F8,Lead Pitch=2.5 mm, Bulk	Lead Pitch=2.0mm Taping	Lead Pitch=2.5mm Taping	Lead Pitch=3.5mm Taping	Lead Pitch=5.0mm Taping
Code	T7		CA	CB	CC	CD
Packaging	Lead Pitch=7.5mm Taping		Cutting the feet long=3.0mm	Cutting the feet long=3.5mm	Cutting the feet long=4.0mm	Cutting the feet long=4.5mm

Note: The length of the product's cut feet starts from A=3.0mm. Every time it increases by 0.5mm, the English word is pushed forward one place, as shown in the following table:

Cutting length(mm)	Code
3.0±0.5	CA
3.5±0.5	CB
4.0±0.5	CC
4.5±0.5	CD
5.0±0.5	CE
6.0±0.5	CG
And so on-----	

2.10 Suffix: Inner Code

Issued-date: 2022-11-5

Name

Specification Sheet –UPTC

Revision


B

Page

2

STANDARD MANUAL

3.Product Structure Diagram



No	Component	Material
1	Al-Foil (+)	High pure aluminum carbon foils
2	Al-Foil (-)	High pure aluminum carbon foils
3	Separator	Cellulose fibre/acrylic fiber
4	Lead line	High pure aluminum,lead is tin copper clad steel wire
5	Sealing	Rubber
6	Case	High purity aluminum

4. Characteristics

Standard atmospheric conditions

Unless otherwise specified, the standard range of atmospheric conditions for making measurements and tests is as follows:

Ambient temperature	: 5°C to 35°C
Relative humidity	: < 85%
Air Pressure	: 86kPa to 106kPa

If there is any doubt about the results, measurement shall be made within the following conditions:


Ambient temperature	: 25°C ± 2°C
Relative humidity	: 25% to 75%
Air Pressure	: 86kPa to 106kPa

Operating temperature range

The ambient temperature range at which the capacitor can be operated continuously at rated voltage is (2.7WV) -40°C to 70°C, (3.0WV) -40°C to 65°C.

As to the detailed information, please refer to table 1 and table 2.

4.1 Dimensions



Unit:mm

$\Phi D \pm 0.5$	8
$P \pm 0.5$	3.5
$\Phi d \pm 0.05$	0.6
H	12 ± 1.5
L	15Min

Issued-date: 2022-11-5

Name

Specification Sheet –UPTC

Revision

B

Page

4

STANDARD MANUAL

4.2 Specifications(table 1)

CEE105B0SHTCF12RR

Refer to IEC 62391-1, GB/T34870.1 -- 2017 test standards

No.	Characteristics	Spec	Unit	Description
(1)	Temperature range	-40 to 65	°C	-40~+85°C@2.5V
(2)	Storage Temperature Range (at 0V)	-40 to 70	°C	
(3)	Capacitance	1.0	F	25°C ΔV=2.4-1.2 I=10mA
(4)	Capacitance Tolerance	-10% ~ +30%	%	/
(5)	Working voltage	3.0	V	Rated working voltage at 25°C
(6)	Surge Voltage	3.2	V	/
(7)	ESR Max AC	150	mΩ	Equivalent series resistance, test frequency 1kHz
(8)	ESR Max DC	300	mΩ	
(9)	Nominal Current	0.26	A	$I = \frac{CU}{2(\Delta t + ESR_{DC} \cdot C)}$, Δt = 5s
(10)	Peak Current	0.80	A	$I = \frac{CU}{2(\Delta t + ESR_{DC} \cdot C)}$, Δt = 1s
(11)	Short Circuit Current	3.7	A	$I = \frac{U}{ESR_{DC}}$
(12)	Leakage Current	2.0	μA	at 72h at 25°C
		300	μA	30Min
(13)	Max.continuous current	0.75	A	15°C
		1.05	A	40°C
(14)	Stored Energy	1.2 mwh		$E = \frac{1}{2} \frac{CU^2}{3600}$
(15)	Specific Energy	1.4wh/kg		$\frac{E}{mass}$
(16)	Usable Specific Power	1.5wh/kg		$P = \frac{0.12U^2}{ESR_{DC} \cdot mass}$
(17)	Impedance Match Specific Power	3.1wh/kg		$P = \frac{0.25U^2}{ESR_{DC} \cdot mass}$
(18)	Self Discharge Characteristics	The voltage between the positive and negative electrode ≥ 2.7V		Charging process: normal temperature, non-loaded, charge at rated voltage for 8h Lay aside process: temperature less than 25°C, relative humidity less than 60%RH, lay aside 24h at open circuit
(19)	Cyclic life	500000 Cyclic		
(20)	Weight	0.9g		

Issued-date: 2022-11-5

Name

Specification Sheet –UPTC

Revision




B

Page

5

STANDARD MANUAL

Table 2


Item	PERFORMANCE
<p>4.3</p> <p>Nominal capacitance (Tolerance)</p>	<p><Condition> Constant Current Discharge of Measure 1.Set the DC voltage source to the rated voltage (U_R). 2.Sets constant current values of a specified constant current discharge device. 3.Switch the switch S to DC power supply , constant voltage charge for 30min after the voltage reaches to rated voltage. 4.After charging 30min , transform the switch S to constant current discharge device to discharge at constant current. 5. Measure the discharge time from U_1 to U_2 ($t_1 \sim t_2$), Calculate capacitance using the following formula:</p>   $C = \frac{I \times (t_2 - t_1)}{U_1 - U_2}$ <p><Criteria> Shall be within the specified capacitance tolerance.</p>
<p>4.4</p> <p>Internal Resistance</p>	<p><Condition> After 2 minutes applications of rated working voltage at 20°C Equivalent series resistance: ESR shall be measured from the circuit below : ESR Ra can be calculated from the formul: $R_a = \frac{U}{I}$ Equivalent series resistance ($m\Omega/\Omega$) ; U_{Ac} voltage valid values (V r.m.s) ; I_{Ac} current valid values (V r.m.s) 。</p>  <p><Criteria> Refer to Table 3.</p>

4.5

Leakage
Current

Leakage Current shall be measured from the circuit below:

1. Discharge : Before the start of the measurement, supercapacitor should be fully discharge, discharge process for 1 h to 24 h.
2. Leakage current measurement shall be carried out under the rated temperature and voltage rating(U_R).The voltage of product reached 95% rated voltage after the biggest charging time for 30min · Charging time chooses from 30min($\leq 1F$) · 1h($\geq 1F$) · 2h($\geq 10F$) · 4h($\geq 20F$) · 72h($\geq 120F$).
3. Should use a stable power supply, such as DC regulated power supply.
4. Charge process should be through the protection under 1000 Ω resistance.




<Criteria>

Refer to Table 3.

4.6

Self discharge

Before the start of the measurement ,super capacitor should be fully discharge, discharge process for 1 h to 24 h.Charge the super capacitor to rated voltage without protection resistance,charging time for 8h(include the voltage of product reached 95% rated voltage after the biggest charging time for 30min).Disconnect the super capacitor from the power supply.Super capacitor should be placed in the standard atmospheric pressure conditions for 24 h. Dc voltmeter internal resistance should be greater than 1 m Ω .




4.7	Temperature characteristic	<p><Condition></p> <table border="1"> <thead> <tr> <th>Step</th> <th>Testing Temperature (°C)</th> <th>Time</th> <th>Test project</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>20±2</td> <td>Time to reach thermal equilibrium</td> <td>Cap.\ESR</td> </tr> <tr> <td>2</td> <td>-40±2</td> <td>2H</td> <td>Cap.\ESR</td> </tr> <tr> <th>Step</th> <th>Testing Temperature (°C)</th> <th>Time</th> <th>Test project</th> </tr> <tr> <td>1</td> <td>20±2</td> <td>Time to reach thermal equilibrium</td> <td>Cap.\ESR</td> </tr> <tr> <td>2</td> <td>70(65)±2</td> <td>16H</td> <td>Cap.\ESR</td> </tr> </tbody> </table> <p><Criteria> The characteristic shall meet the following requirements:</p> <table border="1"> <tbody> <tr> <td rowspan="2">At -40°C Compared with the initial value</td> <td>Capacitance Change</td> <td>Within ±30% of initial value.</td> </tr> <tr> <td>Internal Resistance</td> <td>≤4 times of initial specified value</td> </tr> <tr> <td rowspan="2">At 70°C Compared with the initial value</td> <td>Capacitance Change</td> <td>Within ±30% of initial value.</td> </tr> <tr> <td>Internal Resistance</td> <td>≤ Initial specified value</td> </tr> </tbody> </table>	Step	Testing Temperature (°C)	Time	Test project	1	20±2	Time to reach thermal equilibrium	Cap.\ESR	2	-40±2	2H	Cap.\ESR	Step	Testing Temperature (°C)	Time	Test project	1	20±2	Time to reach thermal equilibrium	Cap.\ESR	2	70(65)±2	16H	Cap.\ESR	At -40°C Compared with the initial value	Capacitance Change	Within ±30% of initial value.	Internal Resistance	≤4 times of initial specified value	At 70°C Compared with the initial value	Capacitance Change	Within ±30% of initial value.	Internal Resistance	≤ Initial specified value
Step	Testing Temperature (°C)	Time	Test project																																	
1	20±2	Time to reach thermal equilibrium	Cap.\ESR																																	
2	-40±2	2H	Cap.\ESR																																	
Step	Testing Temperature (°C)	Time	Test project																																	
1	20±2	Time to reach thermal equilibrium	Cap.\ESR																																	
2	70(65)±2	16H	Cap.\ESR																																	
At -40°C Compared with the initial value	Capacitance Change	Within ±30% of initial value.																																		
	Internal Resistance	≤4 times of initial specified value																																		
At 70°C Compared with the initial value	Capacitance Change	Within ±30% of initial value.																																		
	Internal Resistance	≤ Initial specified value																																		
4.8	Load Life test	<p><Condition> The capacitor shall be subjected to 1000 hours application of rated voltage at +70(65)°C, Then the product should be tested after 16 hours recovering time at atmospheric conditions. The result should meet the following table:</p> <p><Criteria> The characteristic shall meet the following requirements:</p> <table border="1"> <tbody> <tr> <td>Capacitance Change</td> <td>Within ±30% of initial value.</td> </tr> <tr> <td>Internal Resistance</td> <td>≤4 times of initial specified value</td> </tr> <tr> <td>Appearance</td> <td>There shall be no leaked electrolyte or other mechanical damage</td> </tr> </tbody> </table>	Capacitance Change	Within ±30% of initial value.	Internal Resistance	≤4 times of initial specified value	Appearance	There shall be no leaked electrolyte or other mechanical damage																												
Capacitance Change	Within ±30% of initial value.																																			
Internal Resistance	≤4 times of initial specified value																																			
Appearance	There shall be no leaked electrolyte or other mechanical damage																																			
4.9	Shelf Life test	<p><Condition> The capacitor shall be stored at +70(65)°C temperature specified below for 1000 hours. During which time no voltage shall be applied. Then the product should be tested after 16 hours recovering time at atmospheric conditions. The result should meet the following table:</p> <p><Criteria> The characteristic shall meet the following requirements:</p> <table border="1"> <tbody> <tr> <td>Capacitance Change</td> <td>Within ±20% of initial value.</td> </tr> <tr> <td>Internal Resistance</td> <td>≤3 times of initial specified value</td> </tr> <tr> <td>Appearance</td> <td>There shall be no leaked electrolyte or other mechanical damage</td> </tr> </tbody> </table>	Capacitance Change	Within ±20% of initial value.	Internal Resistance	≤3 times of initial specified value	Appearance	There shall be no leaked electrolyte or other mechanical damage																												
Capacitance Change	Within ±20% of initial value.																																			
Internal Resistance	≤3 times of initial specified value																																			
Appearance	There shall be no leaked electrolyte or other mechanical damage																																			

4.10	Damp heat test	<p><Condition> The capacitor shall be stored at a temperature of 40±2°C and relative humidity of 90 to 95% for 240±8hours. And then the capacitor shall be subjected to standard atmospheric conditions for 1 to 2hours, after which measurements shall be made.</p> <p><Criteria></p> <table border="1" data-bbox="517 555 1347 698"> <tr> <td>Capacitance Change</td> <td>Within ±30% of initial value.</td> </tr> <tr> <td>Internal Resistance</td> <td>≤2 times of initial specified value</td> </tr> <tr> <td>Appearance</td> <td>There shall be no leaked electrolyte or other mechanical damage</td> </tr> </table>	Capacitance Change	Within ±30% of initial value.	Internal Resistance	≤2 times of initial specified value	Appearance	There shall be no leaked electrolyte or other mechanical damage
Capacitance Change	Within ±30% of initial value.							
Internal Resistance	≤2 times of initial specified value							
Appearance	There shall be no leaked electrolyte or other mechanical damage							
4.11	Cyclic life	<p><Condition> The capacitor shall be cycles between specified voltage and half rated voltage under constant current at +25°C (500,000 cycles)And then the capacitor shall be subjected to standard atmospheric conditions for 6 to 8 hours, after which measurements shall be made:</p> <p><Criteria></p> <table border="1" data-bbox="517 943 1355 1086"> <tr> <td>Capacitance Change</td> <td>Within ±30% of initial value.</td> </tr> <tr> <td>Internal Resistance</td> <td>≤4 times of initial specified value</td> </tr> <tr> <td>Appearance</td> <td>There shall be no leaked electrolyte or other mechanical damage</td> </tr> </table>	Capacitance Change	Within ±30% of initial value.	Internal Resistance	≤4 times of initial specified value	Appearance	There shall be no leaked electrolyte or other mechanical damage
Capacitance Change	Within ±30% of initial value.							
Internal Resistance	≤4 times of initial specified value							
Appearance	There shall be no leaked electrolyte or other mechanical damage							

4.12

Welding
condition

The recommendation soldering conditions of the product in which flow soldering is possible are as graph




Pay attention when welding :

- (1) Do not dip the capacitor into melted solder ;
- (2) Do not touch other part except the terminals ;
- (3) If there is a direct contact between the sleeve of the capacitor and the printed circuit pattern or a metal part of another component such as a lead wire, it may cause shrinkage or crack ;
- (4) If the application is for extended use, understand and manage the soldering characteristics firstly to avoid abnormal current caused by a contact failure between the capacitor and the PCB ;
- (5) Please refer to product specifications about other notes.

5. Forming Dimension

Cutting Type



Unit: mm

Shape Code	φD	φ5	φ6.3	φ8	φ10~φ13	φ16~φ18
CB Cutting-3.5mm	F	2.0	2.5	3.5	5.0	7.5
	H	3.5	3.5	3.5	3.5	3.5
	d	0.5	0.5	0.5	0.6	0.8

Shape Code	φD	φ5	φ6.3	φ8	φ10~φ13	φ16~φ18
CC Cutting-4.0mm	F	2.0	2.5	3.5	5.0	7.5
	H	4.0	4.0	4.0	4.0	4.0
	d	0.5	0.5	0.5	0.6	0.8

Shape Code	φD	φ5	φ6.3	φ8	φ10~φ13	φ16~φ18
CD Cutting-4.5mm	F	2.0	2.5	3.5	5.0	7.5
	H	4.5	4.5	4.5	4.5	4.5
	d	0.5	0.5	0.5	0.6	0.8

Shape Code	φD	φ5	φ6.3	φ8	φ10~φ13	φ16~φ18
CE Cutting-5.0mm	F	2.0	2.5	3.5	5.0	7.5
	H	5.0	5.0	5.0	5.0	5.0
	d	0.5	0.5	0.5	0.6	0.8

Issued-date: 2022-11-5

Name

Specification Sheet –UPTC

Revision

B

Page

11

6.Taping Dimension:

Fig1





Fig2



Taping dimension

Unit: mm

Code		T2	TB		T3	T5		T7		
Item		Fig1	Fig1		Fig1	Fig1		Fig2		
Taping Code		Fig1	Fig1		Fig1	Fig1		Fig2		
Diameter	ϕD	5	6.3	8	8	10	12.5 &13	12.5 &13	16	18
Height	L	9~30								
Lead Diameter	$\phi d \pm 0.05$	0.5	0.5/0.6		0.5/0.6	0.6	0.6		0.8	
Component Spacing	$P \pm 1.0$	12.7				15.0	25.4	25.4		
Pitch of sprocket holes	$P_0 \pm 0.2$	12.7				15.0	12.7	12.7		
Distance between centers of terminal and the sprocket holes	$P_1 \pm 0.5$	5.10	5.10	4.60	4.60	3.85	3.85	3.85	3.75	
Feed hole center to component center	$P_2 \pm 1.0$	6.35	6.35		6.35	6.35	6.35	6.35	7.50	
Distance between centers of component leads	$F \pm 0.5$	2.0	2.5		3.5	5.0			7.5	
Carrier tape width	$W \pm 1$	18								
Hold down tape width	W_0	7min								
Distance between the center of upper edge of carrier tape and sprocket hole	$W_1 \pm 0.5$	9								
Distance between the upper edges of the carrier tape and the hold down tape	W_2	3max								
Distance between the abscissa and the bottom of the components body	$H \pm 1$	18.5		20.0		18.5				
Distance between the abscissa and the reference plane of ghe components with crimped leads	$H_0 \pm 0.5$	/								
Max. lateral deviation of the component body vertical to the tape plane	Δh	2 max								
End of lead	L_1	0.5Max								
Dia.of driving hole	ϕD_0	4.0±0.2								
Sun of thickness for mounting and adhesive tape without lead dia	t	0.6±0.3								

Issued-date: 2022-11-5

Name

Specification Sheet –UPTC

Revision

B

Page

12

Application Guidelines

1. Life Time

EDLC has a longer life time than secondary batteries, but their life time is not infinite. The basic end-of-life failure mode for an EDLC is an increase in equivalent series resistance (ESR) and/or a decrease in capacitance. The actual end-of-life criteria are dependent on the application requirements. Prolonged exposure to elevated temperatures, high applied voltage and excessive current will lead to increased ESR and decreased capacitance. Reducing these parameters will lengthen the life time of a supercapacitor. In general, cylindrical EDLC have a similar construction to electrolytic capacitors, they have a liquid electrolyte inside an aluminum can sealed with a rubber bung. Over many years, the EDLC will dry out, similar to an electrolytic capacitor, causing an increase in ESR and eventually end-of-life.

2. Voltage

EDLC are rated with a nominal recommended working or applied voltage. The values provided are set for long life at their maximum rated temperature. If the applied voltage exceeds the recommended voltage, the life time will be reduced. If the applied voltage is excessive for a prolonged time period, gas generation will occur inside the EDLC and may result in leakage or rupture of the safety vent. However, short-term over voltage can usually be tolerated by the EDLC.

3. Polarity

EDLC are designed with symmetrical electrodes, meaning they are similar in composition. When an EDLC is first assembled, either electrode can be designated positive or negative. Once the EDLC is charged for the first time during the 100% QA testing operation, the electrodes become polarized. Every EDLC has a negative stripe or sign denoting polarity. Although they can be shorted to zero volts, the electrodes maintain a very small amount of charge. Reversing polarity is not recommended, however previously charged EDLC have been discharged to -2.5V with no measurable difference in capacitance or ESR.

Note: The longer they are held charged in one direction, the more polarized they become. If reversely charged after prolonged charging in one direction, the life of the EDLC may be shortened.

4. Ambient Temperature

Temperature in combination with voltage can affect the life time of an EDLC. In general, raising the ambient temperature by 10°C will decrease the life time of an EDLC by a factor of two. As a result, it is recommended to use the EDLC at the lowest temperature possible to decrease internal degradation and ESR increase.

At temperature lower than normal room temperature, it is possible to apply voltages slightly higher than the recommended working voltage without significant increase in degradation and reduction in life time.

Raising the applied voltage at low temperatures can be useful to offset the increased ESR. Increased ESR at higher temperatures will result in permanent degradation/electrolyte decomposition inside the EDLC. At low temperatures, however, increased ESR is only a temporary phenomenon due to the increased viscosity of the electrolyte and slower movement of the ions.

5. Discharge Characteristics

EDLC discharges with a sloping voltage curve. When determining the capacitance and ESR requirements for an application, it is important to consider both the resistive and capacitive discharge components. In high current pulse applications, the resistive component is the most critical. In low current and long duration applications, the capacitive discharge component is the most critical.

The formula for the voltage drop, V_{drop} , during a discharge at I current for t seconds is:

$$V_{drop} = I (R + t/C)$$

To minimize voltage drop in a pulse application, use an EDLC with low ESR (R value).

To minimize voltage drop in a low current application, use an EDLC with large capacitance (C value).

6. Charge Methods

EDLC can be charged using various methods including constant current, constant power, constant voltage or by paralleling to an energy source, i.e. battery, fuel cell, DC converter, etc. If an EDLC is configured in parallel with a battery, adding a low value resistor in series will increase the life of the battery. If a series resistor is used, ensure that the voltage outputs of the EDLC are connected directly to the application and not through the resistor; otherwise the low ESR of the EDLC will be nullified. Many battery systems exhibit decreased life time when exposed to high current discharge pulses.

The maximum recommended charge current I , for an EDLC where V_w is the charge voltage and R is the EDLC ESR is calculated as below:

$$I = V_w / 5R$$

Overheating of the EDLC can occur from continuous overcurrent or overvoltage charging. Overheating can lead to increased ESR, gas generation, decreased life time, leakage, venting or rupture. Contact the factory if you plan to use a charge current or voltage higher than specified.

7. Self Discharge and Leakage Current

Self discharge and leakage current are essentially the same thing measured in different ways. Due to the EDLC construction, there is a high-resistance internal current path from the anode to the cathode. This means that in order to maintain the charge on the capacitor a small amount of additional current is required. During charging this is referred to as leakage current. When the charging voltage is removed, and the capacitor is not loaded, this additional current will urge the EDLC to discharge and is referred to as the self discharge current.

In order to get a realistic measurement of leakage or self discharge current the EDLC must be charged for an excess of 100 hours. This is also due to the capacitor construction. The EDLC can be modeled as several capacitors connected in parallel, each with an increasing value of series resistance. The capacitors with low values of series resistance are charged quickly thus increasing the terminal voltage to the same level as the charge voltage. However, if the charge voltage is removed these capacitors will discharge into the parallel capacitors with higher series resistance if they are not fully charged. The result of this is that the terminal voltage will fall, giving the impression of high self discharge current. It should be noted that the higher the capacitance value is, the longer it will take for the device to be fully charged.

8. Series Configurations of EDLC

As many applications require higher voltages, EDLC can be configured in series to increase the working voltage. It is important to ensure that the individual voltage of any single EDLC does not exceed its maximum recommended working voltage as this will result in electrolyte decomposition, gas generation, increased ESR and reduced life time.

$$V_{cap2} = V_{supply} \times (C_{cap1} / (C_{cap1} + C_{cap2}))$$

$$V_{cap2} = 5V \times (1.2 / (1.2 + 0.8)) = 3V$$

Capacitor voltage imbalance is caused, during charge and discharge, by differences in capacitance value and, in steady state, by differences in capacitor leakage current. During charging, series connected capacitors will act as a voltage divider so higher capacitance devices will receive greater voltage stress. For example, if two 1F capacitors are connected in series, one at +20% of nominal capacitance, the other at -20%, the worst-case voltage across the capacitors is given by:

$$V_{cap2} = V_{supply} \times (C_{cap1} / (C_{cap1} + C_{cap2}))$$

where C_{cap1} has the +20% capacitance.

So for a $V_{supply} = 5V$,

$$V_{cap2} = 5V \times (1.2 / (1.2 + 0.8)) = 3V$$

From above, it can be seen that in order to avoid exceeding the EDLC surge voltage rating of 3V, the capacitance values of series connected parts must fall in a $\pm 20\%$ tolerance range. Alternatively a suitable active voltage balancing circuit can be employed to reduce voltage imbalance due to capacitance mismatch. It should be noted that the most appropriate method of voltage balancing depends on the specific application.

9. Passive Voltage Balancing

Passive voltage balancing uses voltage-dividing resistors in parallel with each EDLC. This allows current to flow from the EDLC at a higher voltage level into the EDLC at a lower voltage level, thus balancing the voltage. It is important to choose balancing resistors values that provide for higher current flow than the anticipated leakage current of the EDLC, bearing in mind that the leakage current will increase at higher temperatures. Passive voltage balancing is only recommended for applications that don't regularly charge and discharge the EDLC and that can tolerate the additional load current of the balancing resistors. It is suggested that the balancing resistors be selected to give additional current flow of at least 50 times the worst-case EDLC leakage current (3.3k Ω to 22k Ω depending on maximum operating temperature). Although higher values of balancing resistors will work in most cases they are unlikely to provide adequate protection when significantly mismatched parts are connected in series.

10. Active Voltage Balancing

Active voltage balancing circuits force the voltage at the nodes of series connected EDLC to be the same as a fixed reference voltage, regardless of how many voltage imbalances occur. To ensure accurate voltage balancing, active circuits typically draw much lower levels of current in steady state and only require larger currents when the capacitor voltage goes out of balance. These characteristics make active voltage balancing circuits ideal for applications that charge and discharge the EDLC frequently as well as those with a finite energy source such as a battery.

11. Reverse Voltage Protection

When series connected EDLC are rapidly discharged, the voltage on low capacitance value parts can potentially become negative. As explained previously, this is not desirable and can reduce the operating life of the EDLC. One simple way of protecting reverse voltage is to add a diode across the capacitor, configured so that it is normally reverse bias. By using a suitably rated zener diode in place of a standard diode the EDLC can also be protected against overvoltage events. Care must be taken to ensure that the diode can withstand the available peak current from the power source.

12. Soldering Information

Excessive heat may cause deterioration of the electrical characteristics of the EDLC, electrolyte leakage or an increase in internal pressure. Follow the specific instructions listed as below:

- Do not dip EDLC body into melted solder.
- Only flux the leads of the EDLC.
- Ensure that there is no direct contact between the sleeve of the EDLC and the PC board or any other component. Excessive solder temperature may cause sleeve to shrink or crack.
- Avoid exposed circuit board runs under the EDLC to prevent electrical shorts.

13. Manual Soldering

Do not touch the EDLC's external sleeve with the soldering rod, or the sleeve will melt or crack. The recommended temperature of the soldering rod tip is less than 350°C and the soldering duration should be less than 4 seconds. Minimize the time that the soldering iron is in direct contact with the terminals of the EDLC, as excessive heating of the leads may lead to higher equivalent series resistance (ESR).

14. Wave Soldering

Use a maximum preheating time of 60 seconds for PC boards 0.8mm or thicker. Preheating temperature should be limited to less than 100°C.

Use the following table for wave soldering on leads only:

焊锡温度 (°C) Solder Bath Temperature (°C)	建议焊锡时间 (秒) Recommended Solder Exposure (seconds)	最大焊接时间 (秒) Maximum Solder Exposure (seconds)
220	7	9
240	7	9
250	5	7
260	3	5

15. Ripple Current

EDLC have a very low resistance compared to other supercapacitors but have a higher resistance than aluminum electrolytic capacitors. EDLC are more susceptible to internal heat generation when exposed to ripple current. In order to ensure long life time, the maximum ripple current recommended should not increase the surface temperature of the EDLC by more than 3°C, as heat generation leads to electrolyte decomposition, gas generation, increased ESR and reduced life time.

Issued-date: 2022-11-5

Name

Specification Sheet –UPTC

Revision

B

Page

16

STANDARD MANUAL

16. Circuit Board Design

Cleaning of the circuit board should be avoided. If the circuit board must be cleaned use static or ultrasonic immersion in a standard circuit board cleaning fluid for no more than 5 minutes and a maximum temperature of +60°C. Afterwards thoroughly rinse and dry the circuit boards. In general, treat EDLC in the same manner you would an aluminum electrolytic capacitor.

17. Long Term Storage

Do not store EDLC in any of the following environments:

- High temperature and/or high humidity
- Direct contact with water, salt water, oil or other chemicals
- Direct contact with corrosive materials, acids, alkalis or toxic gases
- Direct exposure to sunlight
- Dusty environment
- Environment subject to excessive shock and/or vibration

18. Emergency Procedures

If an EDLC is found to be overheating or if you smell a sweet odor, immediately disconnect any power or load to the EDLC. Allow the EDLC to cool down, then dispose it properly. Do not expose your face or hands to an overheating EDLC. Contact the factory for a Material Safety Data Sheet if an EDLC leaks or vents.

If exposed to electrolyte:

Skin Contact: Wash exposed area thoroughly with soap and water.

Eye Contact: Rinse eyes with water for 15 minutes and seek medical attention.

Ingestion: Drink milk/water and induce vomiting; seek medical attention.

19. General Safety Considerations

EDLC may vent or rupture if overcharged, reverse charged, incinerated or heated above 150°C. Do not crush, mutilate, nail penetrate or disassemble. High case temperature (burn hazard) may result from abuse of EDLC.

Disposal Procedures:

Do not dispose of unit in trash. Dispose of according to local regulations.

20. Thermal Performance

Low internal resistance of the energy storage units enables low heat generation within the units during use.

As with any electronic components, the cooler the operating environment the longer the service life. In most applications, natural air convection should provide adequate cooling. In severe application requiring maximum service life some forced airflow may be required.

The thermal resistance, Rth of the units have been experimentally determined assuming free convection at ambient temperature (-25°C). The Rth value provided on the data sheet is useful for determining the operating limits for the units. Using the Rth value, a module temperature rise can be determined based upon any current and duty cycle.

Issued-date: 2022-11-5

Name

Specification Sheet –UPTC

Revision

B

Page

17

STANDARD MANUAL

The temperature rise can be expressed by the following equation:

$$\Delta T = Dc \cdot Rth \cdot I^2 \cdot Resr$$

where Dc = Duty Cycle

Rth = Thermal Resistance (°C/W)

I = Current AC or DC (A)

Resr = Equivalent Series Resistance, (Ohms) (dc value used)

This temperature rise, ΔT , plus ambient temperature should remain below the specified maximum operating temperature for the EDLC. If forced cooling methods are employed, it is possible to operate the units at higher currents or duty cycles.

21. Features

- Can be used as a rechargeable battery and ideal for back up purposes.
- Capable of several hundreds of thousands of charge/discharge cycles; free from throwaway disposal.
- Does not contain toxic materials such as nickel and cadmium.

Issued-date: 2022-11-5

Name

Specification Sheet –UPTC

Revision

B

Page

18